US006016019A

United States Patent [19]

Wojewoda

[11] **Patent Number: 6,016,019**

[45] **Date of Patent: Jan. 18, 2000**

[54] **CAPACITOR ARRAY ARRANGEMENT FOR IMPROVING CAPACITOR ARRAY MATCHING**

[75] Inventor: **Igor Wojewoda**, Tempe, Ariz.

[73] Assignee: **Microchip Technology Incorporated**, Chandler, Ariz.

[21] Appl. No.: **09/085,827**

[22] Filed: **May 28, 1998**

[51] **Int. Cl.**[7] **H03M 1/80**

[52] **U.S. Cl.** **307/109**; 341/150; 361/328; 361/329

[58] **Field of Search** 307/109; 341/144, 341/145, 150, 172; 361/328, 329

[56] **References Cited**

U.S. PATENT DOCUMENTS

4,611,195	9/1986	Shosaku	341/150
4,782,323	11/1988	Lucas	341/150
4,875,046	10/1989	Lewyn	341/150
5,583,738	12/1996	Kohno et al.	361/328
5,625,361	4/1997	Garrity et al.	341/172

Primary Examiner—Albert W. Paladini

Attorney, Agent, or Firm—Paul N. Katz; Ronald L. Chichester; Frohwitter

[57] **ABSTRACT**

A capacitor array layout technique for improving capacitor array matching. A capacitor array is laid out in a geometrical configuration wherein the geometrical configuration has a centerpoint. The geometrical configuration is divided into a plurality of first sections wherein each of the plurality of first sections have a corresponding second section diagonally located from and at an approximately equal distance from the centerpoint as said first section. Each of the of second sections house a capacitor set of a predetermined value wherein each of the plurality of first sections house a capacitor set of an equal value as the corresponding second section.

27 Claims, 3 Drawing Sheets

