



(12) **United States Patent**  
**Bowling et al.**

(10) **Patent No.:** **US 12,259,705 B2**  
(45) **Date of Patent:** **Mar. 25, 2025**

(54) **AUTOMATIC ASSIGNMENT OF DEVICE  
DEBUG COMMUNICATION PINS**

(71) Applicant: **Microchip Technology Incorporated,**  
Chandler, AZ (US)

(72) Inventors: **Stephen Bowling**, Chandler, AZ (US);  
**Manivannan Balu**, Karnataka (IN);  
**Timothy Phoenix**, Pepperell, MA (US);  
**Sankar Rangarajan**, Chandler, AZ  
(US)

(73) Assignee: **Microchip Technology Incorporated,**  
Chandler, AZ (US)

(\*) Notice: Subject to any disclaimer, the term of this  
patent is extended or adjusted under 35  
U.S.C. 154(b) by 131 days.

(21) Appl. No.: **17/530,633**

(22) Filed: **Nov. 19, 2021**

(65) **Prior Publication Data**

US 2022/0187788 A1 Jun. 16, 2022

(51) **Int. Cl.**  
**G05B 19/406** (2006.01)

(52) **U.S. Cl.**  
CPC .. **G05B 19/406** (2013.01); **G05B 2219/33297**  
(2013.01)

(58) **Field of Classification Search**  
CPC ..... **G05B 19/406**  
USPC ..... **700/81**  
See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

6,041,406 A 3/2000 Mann ..... 712/227  
2003/0028408 A1\* 2/2003 RuDusky ..... G06Q 30/02  
705/37

2012/0172107 A1\* 7/2012 Acres ..... G07F 17/34  
463/16  
2012/0331348 A1\* 12/2012 La Fever ..... G06F 21/577  
714/E11.178  
2017/0269157 A1\* 9/2017 Mao ..... G06F 12/0875  
2018/0188122 A1\* 7/2018 Yanev ..... G01L 1/044  
2018/0204626 A1\* 7/2018 Kumar ..... G11C 16/30

**FOREIGN PATENT DOCUMENTS**

WO 2016/101090 A1 6/2016 ..... G06F 11/22

**OTHER PUBLICATIONS**

IEEE Standard 1149.7-2009, IEEE, p. 635 (Year: 2010).  
International Search Report and Written Opinion, Application No.  
PCT/US2021/062758, 11 pages, Apr. 4, 2022.

\* cited by examiner

*Primary Examiner* — Mohammad Ali

*Assistant Examiner* — Joshua T Sanders

(74) *Attorney, Agent, or Firm* — SLAYDEN GRUBERT  
BEARD PLLC

(57) **ABSTRACT**

An apparatus includes a debugger circuit, debug pins, and a test controller circuit. The test controller circuit is configured to, in a programming mode, determine a subset of the debug pins used in programming the apparatus. The test controller circuit is further configured to save a designation of the subset of the debug pins. The test controller circuit is further configured to, in a test mode subsequent to the programming mode, use the designation to route the subset of the debug pins used in programming the apparatus to the debugger circuit for debug input and output with the server.

**15 Claims, 3 Drawing Sheets**

