US012061803B2

(12) **United States Patent**
Samuel et al.

(10) **Patent No.: US 12,061,803 B2**
(45) **Date of Patent: Aug. 13, 2024**

(54) **SYSTEM WITH INCREASING PROTECTED STORAGE AREA AND ERASE PROTECTION**

(71) Applicant: **Microchip Technology Incorporated**, Chandler, AZ (US)

(72) Inventors: **Roshan Samuel**, Chandler, AZ (US); **Erick Pfeifer**, Cedar Park, TX (US); **John Day**, Marlborough, MA (US); **Daniel Ujvari**, Hauppauge, NY (US)

(73) Assignee: **Microchip Technology Incorporated**, Chandler, AZ (US)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

(21) Appl. No.: **17/499,167**

(22) Filed: **Oct. 12, 2021**

(65) **Prior Publication Data**

US 2022/0113879 A1 Apr. 14, 2022

Related U.S. Application Data

(60) Provisional application No. 63/091,333, filed on Oct. 14, 2020.

(51) **Int. Cl.**
G06F 3/06 (2006.01)

(52) **U.S. Cl.**
CPC ***G06F 3/0623*** (2013.01); ***G06F 3/0604*** (2013.01); ***G06F 3/0652*** (2013.01); ***G06F 3/0659*** (2013.01); ***G06F 3/0679*** (2013.01)

(58) **Field of Classification Search**
CPC G06F 3/0623; G06F 3/0604; G06F 3/0652; G06F 3/0659; G06F 3/0679
See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

5,329,618	A *	7/1994	Moati	H04L 12/4625 709/245
5,363,334	A *	11/1994	Alexander	G11C 16/22 365/185.11
6,034,889	A	3/2000	Mani et al.	365/185.04
6,728,830	B1	4/2004	Assaf	711/112
2005/0080999	A1 *	4/2005	Angsmark	G06F 12/1441 711/151
2005/0273550	A1 *	12/2005	Chevallier	G06F 12/1433 711/E12.1
2008/0250509	A1 *	10/2008	Ahvenainen	G06F 12/1441 726/34

(Continued)

FOREIGN PATENT DOCUMENTS

FR	2770327	A1	4/1999	G06F 12/14

OTHER PUBLICATIONS

International Search Report and Written Opinion, Application No. PCT/US2021/054754, 11 pages, Feb. 10, 2022.

Primary Examiner — Nanci N Wong
(74) *Attorney, Agent, or Firm* — SLAYDEN GRUBERT BEARD PLLC

(57) **ABSTRACT**

An apparatus may include a processor. The apparatus may include a memory communicatively coupled to the processor. The apparatus may include a memory control circuit (MCC). The MCC may be configured to define a protected portion of the memory, wherein the protected portion of the memory is configured for read-only access by the processor, increase a size of the protected portion of the memory, and, after the increase in size of the protected portion of the memory, prevent decreases of the size of the protected portion of the memory.

20 Claims, 4 Drawing Sheets