



(12) **United States Patent**  
**Catherwood et al.**

(10) **Patent No.:** **US 12,001,270 B2**  
(45) **Date of Patent:** **Jun. 4, 2024**

(54) **VECTOR FETCH BUS ERROR HANDLING**

(71) Applicant: **Microchip Technology Incorporated**,  
Chandler, AZ (US)

(72) Inventors: **Michael Catherwood**, Tyler, TX (US);  
**David Mickey**, Chandler, AZ (US)

(73) Assignee: **Microchip Technology Incorporated**,  
Chandler, AZ (US)

(\*) Notice: Subject to any disclaimer, the term of this  
patent is extended or adjusted under 35  
U.S.C. 154(b) by 36 days.

(21) Appl. No.: **18/075,458**

(22) Filed: **Dec. 6, 2022**

(65) **Prior Publication Data**

US 2023/0176937 A1 Jun. 8, 2023

**Related U.S. Application Data**

(60) Provisional application No. 63/286,643, filed on Dec.  
7, 2021.

(51) **Int. Cl.**  
**G06F 11/00** (2006.01)  
**G06F 9/30** (2018.01)  
**G06F 11/07** (2006.01)

(52) **U.S. Cl.**  
CPC ..... **G06F 11/0745** (2013.01); **G06F 9/30101**  
(2013.01)

(58) **Field of Classification Search**  
CPC ..... G06F 11/0745; G06F 9/30101  
USPC ..... 714/1–57  
See application file for complete search history.

(56) **References Cited**

**U.S. PATENT DOCUMENTS**

2002/0112203 A1 \* 8/2002 Address ..... G06F 11/0712  
714/48  
2005/0160316 A1 \* 7/2005 Shipton ..... B41J 2/04541  
714/22  
2008/0082861 A1 4/2008 Sasazaki ..... 714/5.11  
2008/0209277 A1 \* 8/2008 Sasazaki ..... G06F 11/1068  
714/E11.038  
2008/0313368 A1 \* 12/2008 Kuo ..... G06F 13/423  
710/57  
2018/0336108 A1 \* 11/2018 Battle ..... G06F 11/1666  
2021/0004229 A1 \* 1/2021 Benisty ..... G06F 9/30036

**OTHER PUBLICATIONS**

International Search Report and Written Opinion, Application No.  
PCT/US2022/052087, 13 pages, May 4, 2023.

\* cited by examiner

*Primary Examiner* — Sarai E Butler

(74) *Attorney, Agent, or Firm* — SLAYDEN GRUBERT  
BEARD PLLC

(57) **ABSTRACT**

A computer system includes a non-transitory computer-readable memory to store (a) a vector table including an exception vector pointing to an exception handler and (b) a vector fail address of a vector fetch bus error handler, and a processor to identify an exception, initiate an exception vector fetch in response to the identified exception to read the exception vector from the vector table, identify a vector fetch bus error associated with the exception vector fetch, access the vector fail address of the vector fetch bus error handler in response to the vector fetch bus error, and execute the vector fetch bus error handler.

**17 Claims, 4 Drawing Sheets**

