

(12) **United States Patent**
Bhandarkar et al.

(10) **Patent No.:** **US 11,949,335 B2**
(45) **Date of Patent:** ***Apr. 2, 2024**

(54) **CONVERTERS AND RELATED APPARATUSES AND METHODS**

(71) Applicant: **Microchip Technology Incorporated**, Chandler, AZ (US)

(72) Inventors: **Santosh Bhandarkar**, Chandler, AZ (US); **Alex Dumais**, Boise, ID (US)

(73) Assignee: **Microchip Technology Incorporated**, Chandler, AZ (US)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 70 days.

This patent is subject to a terminal disclaimer.

(21) Appl. No.: **17/649,214**

(22) Filed: **Jan. 28, 2022**

(65) **Prior Publication Data**

US 2022/0149659 A1 May 12, 2022

Related U.S. Application Data

(63) Continuation of application No. 16/843,726, filed on Apr. 8, 2020, now Pat. No. 11,239,696.
(Continued)

(51) **Int. Cl.**
H02J 50/10 (2016.01)
H02M 1/08 (2006.01)
(Continued)

(52) **U.S. Cl.**
CPC **H02M 3/1582** (2013.01); **H02M 1/08** (2013.01); **H02J 50/10** (2016.02); **H02J 50/12** (2016.02); **H02J 50/80** (2016.02)

(58) **Field of Classification Search**
CPC .. H02J 50/10; H02J 50/12; H02J 50/80; H02J 50/90; H02M 1/08; H02M 3/1582
(Continued)

(56) **References Cited**

U.S. PATENT DOCUMENTS

5,705,919 A 1/1998 Wilcox
7,990,120 B2 8/2011 Leonard et al.
(Continued)

FOREIGN PATENT DOCUMENTS

CN 106300576 A 1/2017
CN 106953520 A 7/2017
(Continued)

OTHER PUBLICATIONS

International Search Report for Internation Application No. PCT/US2020/027296, dated Jul. 28, 2020, 4 pages.

(Continued)

Primary Examiner — William Hernandez

(74) *Attorney, Agent, or Firm* — TraskBritt

(57) **ABSTRACT**

Apparatuses and methods related to a converter are disclosed. An apparatus includes a converter and a controller. The converter converts an input voltage potential to an output voltage potential. The input voltage potential and the output voltage potential include direct current (DC) voltage potentials. The controller generates pulse width modulation (PWM) signals responsive to a duty cycle control signal, controls the converter via the PWM signals in a buck mode when the duty cycle control signal is less than a predetermined maximum buck value, and controls the converter via the PWM signals in a cascaded buck-boost mode (CBB mode) when the duty cycle control signal is greater than the predetermined maximum buck value. A duty cycle of at least a portion of the PWM signals transitions linearly with the duty cycle control signal from the buck mode to the CBB mode.

20 Claims, 28 Drawing Sheets

